[問題] verilog燒FPGA板out of range

看板Programming作者 (文子水交)時間13年前 (2012/06/19 22:14), 編輯推噓0(006)
留言6則, 1人參與, 最新討論串1/1
剛剛寫了一個程式 總之就是用verilog然後連VGA到螢幕畫圖 可是不知道怎麼寫的 我燒到板子後螢幕出來的就是"out of range"這三個字一直跳動 可以請問一下這是什麼問題嗎 順便附上我的vga_control code module VGA_control( input clk, input reset, output reg[10:0] vcounter, output reg[11:0] hcounter, output reg visible, output reg oHS, output reg oVS ); always @ (posedge clk or posedge reset) begin if(reset) begin hcounter<=0; vcounter<=0; end else begin hcounter<=hcounter+1; if(hcounter==11'd800) begin hcounter<=0; vcounter<=vcounter+1; end if(vcounter==10'd525) begin vcounter<=0; end end end always @ (posedge clk or posedge reset) begin if(reset) begin visible<=0; oHS<=0; oVS<=0; end else begin if(hcounter>=11'd0 & hcounter<11'd640 & vcounter>=10'd0 & vcounter<10'd480) begin visible<=1; end else begin visible<=0; end if(hcounter>=11'd656 & hcounter<11'd752) begin oHS<=0; end else begin oHS<=1; end if(vcounter>=10'd490 & vcounter<10'd492) begin oVS<=0; end else begin oVS<=1; end end end endmodule -- ※ 發信站: 批踢踢實業坊(ptt.cc) ◆ From: 140.113.65.154

06/19 22:17, , 1F
這不用玩過FPGA也知道吧
06/19 22:17, 1F

06/19 22:17, , 2F
out of range表示(1)輸入信號掃描頻率超
06/19 22:17, 2F

06/19 22:18, , 3F
過螢幕極限(2)**根本沒訊號**
06/19 22:18, 3F

06/19 22:19, , 4F
不信你把你螢幕訊號線拔掉就是這樣
06/19 22:19, 4F

06/19 22:19, , 5F
趕快拿示波器接VGA頭看一看吧
06/19 22:19, 5F

06/19 22:19, , 6F
接哪幾頭你會比我清楚
06/19 22:19, 6F
文章代碼(AID): #1Fu8ap6n (Programming)
文章代碼(AID): #1Fu8ap6n (Programming)